

8742 UNIVERSAL PERIPHERAL INTERFACE 8-BIT SLAVE MICROCONTROLLER

- 8742: 12 MHz
- Pin, Software and Architecturally Compatible with 8741A
- 8-Bit CPU plus ROM, RAM, I/O, Timer and Clock in a Single Package
- 2048 x 8 EPROM, 128 x 8 RAM, 8-Bit Timer/Counter, 18 Programmable I/O Pins
- One 8-Bit Status and Two Data Registers for Asynchronous Slave-to-Master Interface

- DMA, Interrupt, or Polled Operation Supported
- Fully Compatible with all Intel and Most Other Microprocessor Families
- Expandable I/O
- RAM Power-Down Capability
- Over 90 Instructions: 70% Single Byte
- Available in EXPRESS
 - Standard Temperature Range

The Intel 8742 is a general-purpose Universal Peripheral Interface that allows designers to grow their own customized solution for peripheral device control. It contains a low-cost microcomputer with 2K of program memory, 128 bytes of data memory, 8-bit timer/counter, and clock generator in a single 40-pin package. Interface registers are included to enable the UPI device to function as a peripheral controller in the MCS®-48, MCS-51, MCS-80, MCS-85, 8088, 8086 and other 8-, 16-bit systems.

The 8742 is software, pin, and architecturally compatible with the 8741A. The 8742 doubles the on-chip memory space to allow for additional features and performance to be incorporated in upgraded 8741A designs. For new designs, the additional memory and performance of the 8742 extends the UPI concept to more complex motor control tasks, 80-column printers and process control applications as examples.




Figure 1. Pin Configuration

290256-2






Figure 2. Block Diagram




Table 1. Pin Description

TEST 0,	Table 1. Fill Description							
instructions. FREQUENCY REFERENCE: TEST 1 (T ₁) also functions as the event timer input (und software control). TEST 0 (T ₀) is used during PROM programming and EPROM verification. XTAL 1, 2 I INPUTS: Inputs for a crystal, LC or an external timing signal to determine the internal oscillator frequency. RESET 4 I RESET: Input used to reset status flip-flops and to set the program counter to zero. RESET is also used during EPROM programming and verification. SS 5 I SINGLE STEP: Single step input used in conjunction with the SYNC output to step the program through each instruction (EPROM). This should be tied to + 5V when not use connected to a common data bus. EA 7 I EXTERNAL ACCESS: External access input which allows emulation, testing and EPF verification. This pin should be tied low if unused. RD 8 I READ: I/O read input which enables the master CPU to read data and status words for the OUTPUT DATA BUS BUFFER or status register. A0 9 I COMMAND/DATA SELECT: Address Input used by the master processor to indicate whether byte transfer is data (A0 = 0, F1 is reset) or command (A0 = 1, F1 is set). Ac during program and verify operations. WRITE: I/O write input which enables the master CPU to write data and command we to the UPI INPUT DATA BUS BUFFER. SYNC 11 O OUTPUT CLOCK: Output signal which occurs once per UPI instruction cycle. SYNC obe used as a strobe for external circuitry; it is also used to synchronize single step operation. D0-D7 12-19 I/O DATA BUS: Three-state, bidirectional DATA BUS BUFFER lines used to interface the microcomputer to an 8-bit master system data bus. P10-P27 27-34 I/O PORT 1: 8-bit, PORT 2 quasi-bidirectional I/O lines. The lower 4 bits (P20-P23) interface directly to the 8243 I/O expander device and contain address and data information during directly to the 8243 I/O expander device and contain address and data information during program and devention and the same program and devention and dates and data information during program and	Symbol		Туре	Name and Function				
XTAL 2 3 oscillator frequency. RESET 4 I RESET: Input used to reset status flip-flops and to set the program counter to zero. RESET is also used during EPROM programming and verification. SS 5 I SINGLE STEP: Single step input used in conjunction with the SYNC output to step the program through each instruction (EPROM). This should be tied to +5V when not used. CS 6 I CHIP SELECT: Chip select input used to select one UPI microcomputer out of several connected to a common data bus. EA 7 I EXTERNAL ACCESS: External access input which allows emulation, testing and EPF verification. This pin should be tied low if unused. RD 8 I READ: I/O read input which enables the master CPU to read data and status words for the OUTPUT DATA BUS BUFFER or status register. A0 9 I COMMAND/DATA SELECT: Address Input used by the master processor to indicate whether byte transfer is data (A ₀ = 0, F1 is reset) or command (A ₀ = 1, F1 is set). Addring program and verify operations. WR 10 I WRITE: I/O write input which enables the master CPU to write data and command word to the UPI INPUT DATA BUS BUFFER. SYNC 11 O OUTPUT CLOCK: Output signal which occurs once per UPI instruction cycle. SYNC of be used as a strobe for external circuitry; it is also used to synchronize single step operation. D0-D7 (BUS) I/O </td <td>- 1</td> <td></td> <td>l</td> <td>instructions. FREQUENCY REFERENCE: TEST 1 (T_1) also functions as the event timer input (under software control). TEST 0 (T_0) is used during PROM programming and EPROM</td>	- 1		l	instructions. FREQUENCY REFERENCE: TEST 1 (T_1) also functions as the event timer input (under software control). TEST 0 (T_0) is used during PROM programming and EPROM				
RESET is also used during EPROM programming and verification. Single Step: Single step input used in conjunction with the SYNC output to step the program through each instruction (EPROM). This should be tied to +5V when not used. CS 6 1 CHIP SELECT: Chip select input used to select one UPI microcomputer out of several connected to a common data bus. EA 7 1 EXTERNAL ACCESS: External access input which allows emulation, testing and EPF verification. This pin should be tied low if unused. RD 8 1 READ: I/O read input which enables the master CPU to read data and status words for the OUTPUT DATA BUS BUFFER or status register. A0 9 1 COMMAND/DATA SELECT: Address Input used by the master processor to indicate whether byte transfer is data (A0 = 0, F1 is reset) or command (A0 = 1, F1 is set). Addring program and verify operations. WR 10 1 WRITE: I/O write input which enables the master CPU to write data and command worth to the UPI INPUT DATA BUS BUFFER. SYNC 11 0 OUTPUT CLOCK: Output signal which occurs once per UPI instruction cycle. SYNC obe used as a strobe for external circuitry; it is also used to synchronize single step operation. D0-D7 (BUS) DATA BUS: Three-state, bidirectional DATA BUS BUFFER lines used to interface the microcomputer to an 8-bit master system data bus. P10-P17 27-34 I/O PORT 1: 8-bit, PORT 1 quasi-bidirectional I/O lines. The lower 4 bits (P20-P23) interface directly to the 8243 I/O expander device and contain address and data information do	· / I		1					
program through each instruction (EPROM). This should be tied to +5V when not used CS 6 1 CHIP SELECT: Chip select input used to select one UPI microcomputer out of several connected to a common data bus. EA 7 1 EXTERNAL ACCESS: External access input which allows emulation, testing and EPF verification. This pin should be tied low if unused. RD 8 1 READ: I/O read input which enables the master CPU to read data and status words for the OUTPUT DATA BUS BUFFER or status register. A0 9 1 COMMAND/DATA SELECT: Address Input used by the master processor to indicate whether byte transfer is data (A0 = 0, F1 is reset) or command (A0 = 1, F1 is set). Ac during program and verify operations. WR 10 1 WRITE: I/O write input which enables the master CPU to write data and command work to the UPI INPUT DATA BUS BUFFER. SYNC 11 0 OUTPUT CLOCK: Output signal which occurs once per UPI instruction cycle. SYNC obe used as a strobe for external circuitry; it is also used to synchronize single step operation. D0-D7 (BUS) DATA BUS: Three-state, bidirectional DATA BUS BUFFER lines used to interface the microcomputer to an 8-bit master system data bus. P10-P17 27-34 I/O PORT 1: 8-bit, PORT 1 quasi-bidirectional I/O lines. The lower 4 bits (P20-P23) interface directly to the 8243 I/O expander device and contain address and data information do directly to the 8243 I/O expander device and contain address and data information do	RESET	4	1					
connected to a common data bus. EA 7 I EXTERNAL ACCESS: External access input which allows emulation, testing and EPF verification. This pin should be tied low if unused. READ: I/O read input which enables the master CPU to read data and status words for the OUTPUT DATA BUS BUFFER or status register. A0 9 I COMMAND/DATA SELECT: Address Input used by the master processor to indicate whether byte transfer is data (A0 = 0, F1 is reset) or command (A0 = 1, F1 is set). Acduring program and verify operations. WR 10 I WRITE: I/O write input which enables the master CPU to write data and command work to the UPI INPUT DATA BUS BUFFER. SYNC 11 O OUTPUT CLOCK: Output signal which occurs once per UPI instruction cycle. SYNC of be used as a strobe for external circuitry; it is also used to synchronize single step operation. D0-D7 (BUS) DATA BUS: Three-state, bidirectional DATA BUS BUFFER lines used to interface the microcomputer to an 8-bit master system data bus. P10-P17 27-34 I/O PORT 1: 8-bit, PORT 1 quasi-bidirectional I/O lines. The lower 4 bits (P20-P23) interface directly to the 8243 I/O expander device and contain address and data information directly to the 8243 I/O expander device and contain address and data information directly to the 8243 I/O expander device and contain address and data information directly to the 8243 I/O expander device and contain address and data information directly to the 8243 I/O expander device and contain address and data information directly to the 8243 I/O expander device and contain address and data information directly to the 8243 I/O expander device and contain address and data information directly to the 8243 I/O expander device and contain address and data information directly to the 8243 I/O expander device and contain address and data information directly to the 8243 I/O expander device and contain address and data information directly to the 8243 I/O expander device and contain address and data information directly to the 8243 I/O expander device and contain address a	SS	5	ı	SINGLE STEP: Single step input used in conjunction with the SYNC output to step the program through each instruction (EPROM). This should be tied to \pm 5V when not used.				
verification. This pin should be tied low if unused. READ: I/O read input which enables the master CPU to read data and status words from the OUTPUT DATA BUS BUFFER or status register. A0 9 I COMMAND/DATA SELECT: Address Input used by the master processor to indicate whether byte transfer is data (A0 = 0, F1 is reset) or command (A0 = 1, F1 is set). Acd during program and verify operations. WR 10 I WRITE: I/O write input which enables the master CPU to write data and command work to the UPI INPUT DATA BUS BUFFER. SYNC 11 O OUTPUT CLOCK: Output signal which occurs once per UPI instruction cycle. SYNC of be used as a strobe for external circuitry; it is also used to synchronize single step operation. D0-D7 (BUS) 1/O DATA BUS: Three-state, bidirectional DATA BUS BUFFER lines used to interface the microcomputer to an 8-bit master system data bus. P10-P17 27-34 I/O PORT 1: 8-bit, PORT 1 quasi-bidirectional I/O lines. P20-P27 21-24 I/O PORT 2: 8-bit, PORT 2 quasi-bidirectional I/O lines. The lower 4 bits (P20-P23) interface directly to the 8243 I/O expander device and contain address and data information do	CS	6	1	CHIP SELECT: Chip select input used to select one UPI microcomputer out of several connected to a common data bus.				
the OUTPUT DATA BUS BUFFER or status register. A0 9 I COMMAND/DATA SELECT: Address Input used by the master processor to indicate whether byte transfer is data (A0 = 0, F1 is reset) or command (A0 = 1, F1 is set). Addring program and verify operations. WR 10 I WRITE: I/O write input which enables the master CPU to write data and command work to the UPI INPUT DATA BUS BUFFER. SYNC 11 O OUTPUT CLOCK: Output signal which occurs once per UPI instruction cycle. SYNC of be used as a strobe for external circuitry; it is also used to synchronize single step operation. D0-D7 (BUS) DATA BUS: Three-state, bidirectional DATA BUS BUFFER lines used to interface the microcomputer to an 8-bit master system data bus. P10-P17 27-34 I/O PORT 1: 8-bit, PORT 1 quasi-bidirectional I/O lines. The lower 4 bits (P20-P23) interface directly to the 8243 I/O expander device and contain address and data information do	EA	7		EXTERNAL ACCESS: External access input which allows emulation, testing and EPROM verification. This pin should be tied low if unused.				
whether byte transfer is data (A ₀ = 0, F1 is reset) or command (A ₀ = 1, F1 is set). A ₀ during program and verify operations. WR 10 I WRITE: I/O write input which enables the master CPU to write data and command we to the UPI INPUT DATA BUS BUFFER. SYNC 11 O OUTPUT CLOCK: Output signal which occurs once per UPI instruction cycle. SYNC of be used as a strobe for external circuitry; it is also used to synchronize single step operation. D ₀ -D ₇ (BUS) 12-19 I/O DATA BUS: Three-state, bidirectional DATA BUS BUFFER lines used to interface the microcomputer to an 8-bit master system data bus. P ₁₀ -P ₁₇ 27-34 I/O PORT 1: 8-bit, PORT 1 quasi-bidirectional I/O lines. P ₂₀ -P ₂₇ 21-24 35-38 Vertical Set is set). A ₀ OUTPUT CLOCK: Output signal which occurs once per UPI instruction cycle. SYNC of the set is also used to synchronize single step operation. OUTPUT CLOCK: Output signal which occurs once per UPI instruction cycle. SYNC of the set is also used to synchronize single step operation. DaTA BUS: Three-state, bidirectional DATA BUS BUFFER lines used to interface the microcomputer to an 8-bit master system data bus. P ₁₀ -P ₁₇ 27-34 I/O PORT 1: 8-bit, PORT 1 quasi-bidirectional I/O lines. The lower 4 bits (P ₂₀ -P ₂₃) interface directly to the 8243 I/O expander device and contain address and data information directly to the 8243 I/O expander device and contain address and data information directly to the 8243 I/O expander device and contain address and data information directly to the 8243 I/O expander device and contain address and data information directly to the 8243 I/O expander device and contain address and data information directly to the 8243 I/O expander device and contain address and data information directly to the 8243 I/O expander device and contain address and data information directly to the 8243 I/O expander device and contain address and data information directly to the 8243 I/O expander device and contain address and data information directly to the 8243 I/O exp	RD	8	-	READ: I/O read input which enables the master CPU to read data and status words from the OUTPUT DATA BUS BUFFER or status register.				
to the UPI INPUT DATA BUS BUFFER. SYNC 11 O OUTPUT CLOCK: Output signal which occurs once per UPI instruction cycle. SYNC of be used as a strobe for external circuitry; it is also used to synchronize single step operation. D0-D7 (BUS) 12-19 I/O DATA BUS: Three-state, bidirectional DATA BUS BUFFER lines used to interface the microcomputer to an 8-bit master system data bus. P10-P17 27-34 I/O PORT 1: 8-bit, PORT 1 quasi-bidirectional I/O lines. P20-P27 21-24 35-38 PORT 2: 8-bit, PORT 2 quasi-bidirectional I/O lines. The lower 4 bits (P20-P23) interface directly to the 8243 I/O expander device and contain address and data information during the system.	Ao	9	ı	COMMAND/DATA SELECT: Address Input used by the master processor to indicate whether byte transfer is data ($A_0=0$, F1 is reset) or command ($A_0=1$, F1 is set). $A_0=0$ during program and verify operations.				
be used as a strobe for external circuitry; it is also used to synchronize single step operation. D ₀ -D ₇ (BUS) DATA BUS: Three-state, bidirectional DATA BUS BUFFER lines used to interface the microcomputer to an 8-bit master system data bus. P ₁₀ -P ₁₇ 27-34 I/O PORT 1: 8-bit, PORT 1 quasi-bidirectional I/O lines. P ₂₀ -P ₂₇ 21-24 I/O PORT 2: 8-bit, PORT 2 quasi-bidirectional I/O lines. The lower 4 bits (P ₂₀ -P ₂₃) interface the microcomputer to an 8-bit master system data bus.	WR	10	_	WRITE: I/O write input which enables the master CPU to write data and command words to the UPI INPUT DATA BUS BUFFER.				
(BUS) microcomputer to an 8-bit master system data bus. P ₁₀ -P ₁₇ 27-34 I/O PORT 1: 8-bit, PORT 1 quasi-bidirectional I/O lines. P ₂₀ -P ₂₇ 21-24 I/O PORT 2: 8-bit, PORT 2 quasi-bidirectional I/O lines. The lower 4 bits (P ₂₀ -P ₂₃) interfadirectly to the 8243 I/O expander device and contain address and data information during the state of the stat	SYNC	11	0	· · · · · · · · · · · · · · · · · · ·				
P ₂₀ -P ₂₇ 21-24 I/O PORT 2: 8-bit, PORT 2 quasi-bidirectional I/O lines. The lower 4 bits (P ₂₀ -P ₂₃) interface directly to the 8243 I/O expander device and contain address and data information during the second contains and data information during the second contains address and data information during t	• •	12-19	1/0	DATA BUS: Three-state, bidirectional DATA BUS BUFFER lines used to interface the UPI microcomputer to an 8-bit master system data bus.				
35-38 directly to the 8243 I/O expander device and contain address and data information du	P ₁₀ -P ₁₇	27-34	1/0	PORT 1: 8-bit, PORT 1 quasi-bidirectional I/O lines.				
	P ₂₀ -P ₂₇		1/0	PORT 2: 8-bit, PORT 2 quasi-bidirectional I/O lines. The lower 4 bits $(P_{20}-P_{23})$ interface directly to the 8243 I/O expander device and contain address and data information during PORT 4-7 access. The upper 4 bits $(P_{24}-P_{27})$ can be programmed to provide interrupt Request and DMA Handshake capability. Software control can configure P_{24} as Output Buffer Full (OBF) interrupt, P_{25} as Input Buffer Full ($\overline{\rm IBF}$) interrupt, P_{26} as DMA Request (DRQ), and P_{27} as DMA ACKnowledge ($\overline{\rm DACK}$).				
	PROG	25	1/0	PROGRAM: Multifunction pin used as the program pulse input during PROM programming. During I/O expander access the PROG pin acts as an address/data strobe to the 8243. This pin should be tied high if unused.				
V _{CC} 40 POWER: +5V main power supply pin.	Vcc	40		POWER: +5V main power supply pin.				
V _{DD} 26 POWER: +5V during normal operation. +21V during programming operation. Low postandby supply pin.	V _{DD}	26		POWER: +5V during normal operation. +21V during programming operation. Low power standby supply pin.				
V _{SS} ·20 GROUND: Circuit ground potential.	Vss	-20		GROUND: Circuit ground potential.				




UPI-42 FEATURES

 Two Data Bus Buffers, one for input and one for output. This allows a much cleaner Master/Slave protocol.




2. 8 Bits of Status

ST₄-ST₇ are user definable status bits. These bits are defined by the "MOV STS, A" single byte, single cycle instruction. Bits 4-7 of the acccumulator are moved to bits 4-7 of the status register. Bits 0-3 of the status register are not affected.



 RD and WR are edge triggered. IBF, OBF, F₁ and INT change internally after the trailing edge of RD or WR.




During the time that the host CPU is reading the status register, the 8742 is prevented from updating this register or is "locked out".

 P₂₄ and P₂₅ are port pins or Buffer Flag pins which can be used to interrupt a master processor. These pins default to port pins on Reset.

If the "EN FLAGS" instruction has been executed, P_{24} becomes the OBF (Output Buffer Full) pin. A "1" written to P_{24} enables the OBF pin (the pin outputs the OBF Status Bit). A "0" written to P_{24} disables the OBF pin (the pin remains low). This pin can be used to indicate that valid data is available from the UPI-41A (in Output Data Bus Buffer).

If "EN FLAGS" has been executed, P $_{25}$ becomes the $\overline{\rm IBF}$ (Input Buffer Full) pin. A "1" written to P $_{25}$ enables the $\overline{\rm IBF}$ pin (the pin outputs the inverse of

the IBF Status Bit. A "0" written to P_{25} disables the $\overline{\text{IBF}}$ pin (the pin remains low). This pin can be used to indicate that the UPI is ready for data.




Data Bus Buffer Interrupt Capability




 P₂₆ and P₂₇ are port pins or DMA handshake pins for use with a DMA controller. These pins default to port pins on Reset.

If the "EN DMA" instruction has been executed, P_{26} becomes the DRQ (DMA Request) pin. A "1" written to P_{26} causes a DMA request (DRQ is activated). DRQ is deactivated by DACK•RD, DACK•WR, or execution of the "EN DMA" instruction.

If "EN DMA" has been executed, P₂₇ becomes the DACK (DMA Acknowledge) pin. This pin acts as a chip select input for the Data Bus Buffer registers during DMA transfers.



DMA Handshake Capability



- The RESET input on the 8742, includes a 2-stage synchronizer to support reliable reset operation for 12 MHz operation.
- 7. When EA is enabled on the 8742, the program counter is placed on Port 1 and the lower three bits of Port 2 (MSB = P_{22} , LSB = P_{10}). On the 8742 this information is multiplexed with PORT DATA (see port timing diagrams at end of this data sheet).



APPLICATIONS




Figure 3. 8088-8742 Interface




Figure 5. 8742-8243 Keyboard Scanner




Figure 4. 8048H-8742 Interface




Figure 6. 8742 80-Column Matrix Printer Interface



PROGRAMMING, VERIFYING, AND ERASING THE 8742 EPROM

Programming Verification

In brief, the programming process consists of: activating the program mode, applying an address, latching the address, applying data, and applying a programming pulse. Each word is programmed completely before moving on to the next and is followed by a verification step. The following is a list of the pins used for programming and a description of their functions:

Pin	Function
XTAL 1	Clock-Input
Reset	Initialization and Address Latching
Test 0	Selection of Program or Verify Mode
EA	Activation of Program/Verify Modes
BUS	Address and Data Input Data Output During Verify
P ₂₀₋₁₂	Address Input
V _{DD}	Programming Power Supply
PROG	Program Pulse Input

WARNING

An attempt to program a missocketed 8742 will result in severe damage to the part. An indication of a properly socketed part is the appearance of the SYNC clock output. The lack of this clock may be used to disable the programmer.

The Program/Verify sequence is:

- 1. A₀ = 0V, CS = 5V, EA = 5V, RESET = 0V, TESTO = 5V, V_{DD} = 5V, clock applied or internal oscillator operating, BUS floating, PROG = 5V
- Insert 8742 in programming socket
- 3. TEST 0 = 0V (select program mode)
- 4. EA = 18V (active program mode)
- 5. Address applied to BUS and P20-22
- 6. RESET = 5V (latch address)

- 7. Data applied to BUS**
- 8. V_{DD} = 21V (programming power)
- PROG = V_{CC} followed by one 50 ms pulse to 18V
- 10. $V_{DD} = 5V$
- 11.TEST 0 = 5V (verify mode)
- 12. Read and verify data on BUS
- 13. TEST 0 = 0V
- 14. RESET = 0V and repeat from step 5
- Programmer should be at conditions of step 1 when 8742 is removed from socket

8742 Erasure Characteristics

The erasure characteristics of the 8742 are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000Å range. Data shows that constant exposure to room level fluorescent lighting could erase the typical 8742 in approximately 3 years while it would take approximately one week to cause erasure when exposed to direct sunlight. If the 8742 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 8742 window to prevent unintentional erasure.

The recommended erasure procedure for the 8742 is exposure to shortwave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity \times exposure time) for erasure should be a minimum of 15 w-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000 $\mu \text{W}/\text{cm}^2$ power rating. The 8742 should be placed within one inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias0°C to 70°C
Storage Temperature65°C to +150°C
Voltage on Any Pin With Respect
to Ground
Power Dissipation1.5W

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

D.C. CHARACTERISTICS $T_A = 0^{\circ}$ to $+70^{\circ}$ C, $V_{CC} = V_{DD} = +5$ V $\pm 10\%$

Symbol	Parameter	8742		Units	Test
Symbol	T diameter	Min	Max		Conditions
V _{IL}	Input Low Voltage (Except XTAL1, XTAL2, RESET)	-0.5	0.8	٧	
V _{IL1}	Input Low Voltage (XTAL1, XTAL2, RESET)	-0.5	0.6	٧	
V _{IH}	Input High Voltage (Except XTAL1, XTAL2, RESET)	2.0	Vcc	٧	
V _{IH1}	Input High Voltage (XTLA1, XTAL2, RESET)	3.5	V _{CC}	٧	
V _{OL}	Output Low Voltage (D ₀ -D ₇)		0.45	٧	$I_{OL} = 2.0 \text{mA}$
V _{OL1}	Output Low Voltage (P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇ , Sync)		0.45	٧	$I_{OL} = 1.6 \text{mA}$
V _{OL2}	Output Low Voltage (PROG)		0.45	٧	$I_{OL} = 1.0 \text{ mA}$
V _{OH}	Output High Voltage (D ₀ -D ₇)	2.4		٧	$I_{OH} = -400 \mu A$
V _{OH1}	Output High Voltage (All Other Outupts)	2.4			$I_{OH} = -50 \mu\text{A}$
I _I L	Input Leakage Current (T ₀ , T ₁ , RD, WR, CS, A ₀ , EA)		±10	μΑ	$V_{SS} \leq V_{IN} \leq V_{CC}$
OFL	Output Leakage Current (D ₀ -D ₇ , High Z State)		±10	μΑ	V _{SS} +0.45 ≤V _{OUT} ≤V _{CC}
ILI	Low Input Load Current (P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇)		0.3	mA	$V_{IL} = 0.8V$
I _{LI1}	Low Input Load Current (RESET, SS)		0.2	mA	$V_{IL} = 0.8V$
I _{DD}	V _{DD} Supply Current		10	mA	Typical = 5 mA
I _{CC} + I _{DD}	Total Supply Current		125	mA	Typical = 60 mA
lμ	Input Leakage Current (P ₁₀ -P ₁₇ , P ₂₀ -P ₂₇)		100	μΑ	$V_{IN} = V_{CC}$
C _{IN}	Input Capacitance		10	pF	
C _{1 0}	I/O Capacitance		20	рF	

D.C. CHARACTERISTICS—PROGRAMMING

 T_A = 25°C ±5°C, V_{CC} = 5V ±5%, V_{DD} = 21V ±0.5V

Symbol	Parameter	Min	Max	Units	Test Conditions
V _{DOH}	V _{DD} Program Voltage High Level	20.5	21.5	V	
V _{DDL}	V _{DD} Voltage Low Level	4.75	5.25	٧	
V _{PH}	PROG Program Voltage High Level	17.5	18.5	V	
V _{PL}	PROG Voltage Low Level	V _{CC} -0.5	Vcc	٧	
VEAH	EA Program or Verify Voltage High Level	17.5	18.5	V	
VEAL	EA Voltage Low Level		5.25	٧	
I _{DD}	V _{DD} High Voltage Supply Current		30.0	mA	
IPROG	PROG High Voltage Supply Current		1.0	mA	
I _{EA}	EA High Voltage Supply Current		1.0	mA	



A.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $+70^{\circ}C,\,V_{SS} = 0V,\,V_{CC} = V_{DD} = +5V\,\pm10\%$ DBB READ

Symbol	Parameter	87	Units	
·,		Min	Max	Onits
t _{AR}	CS, A ₀ Setup to RD ↓	0		ns
t _{RA}	CS, A ₀ Hold after RD ↑	0		ns
t _{RR}	RD Pulse Width	160		ns
t _{AD}	CS, A ₀ to Data Out Delay		130	ns
t _{RD}	RD ↓ to Data Out Delay		130	ns
t _{DF}	RD ↑ to Data Float Delay		85	ns
t _{CY}	Cycle Time	1.25	15	μs(1)

DBB WRITE

Symbol	Parameter	Min	Max	Units
t _{AW}	CS, A ₀ Setup to WR ↓	0		ns
t _{WA}	CS, A ₀ Hold after WR ↑	0		ns
t _{WW}	WR Pulse Width	160		ns
t _{DW}	Data Setup to WR ↑	130		ns
two	Data Hold after WR↑	0		ns

NOTE:

A.C. CHARACTERISTICS $T_A = 25^{\circ}C \pm 5^{\circ}C$, $V_{CC} = 5V \pm 5\%$, $V_{DD} = +21V \pm 0.5$ **PROGRAMMING**

Symbol	Parameter	Min	Max	Units	Test Conditions
t _{AW}	Address Setup Time to RESET ↑	4t _{CY}			
t _{WA}	Address Hold Time after RESET ↑	4t _{CY}			
t _{DW}	Data in Setup Time to PROG ↑	4t _{CY}			, , , , , , , , , , , , , , , , , , , ,
t _{WD}	Data in Hold Time after PROG ↓	4t _{CY}			*
t _{PH}	RESET Hold Time to Verify	4t _{CY}			
t _{VDDW}	V _{DD} Setup Time to PROG ↑	0	1.0	mS	
tvddh	V _{DD} Hold Time after PROG ↑	0	1.0	mS	
t _{PW}	Program Pulse Width	50	60	mS	
t _{TW}	Test 0 Setup Time for Program Mode	4t _{CY}		•	
t _{WT}	Test 0 Hold Time after Program Mode	4t _{CY}			
t _{DO}	Test 0 to Data Out Delay		4t _{CY}		
tww	RESET Pulse Width to Latch Address	4t _{CY}			
t _r , t _f	V _{DD} and PROG Rise and Fall Times	0.5	2.0	μs	
tcy	CPU Operation Cycle Time	4.0		μs	
tRE	RESET Setup Time before EA ↑	4t _{CY}			

NOTE

If TEST 0 is high, t_{DO} can be triggered by RESET \uparrow .

^{1.} $T_{CY} = 15/f(XTAL)$



A.C. CHARACTERISTICS DMA

Ob-al	Parameter	8642	Units	
Symbol	Parameter	Min	Max	
t _{ACC}	DACK to WR or RD	0		ns
tCAC	RD or WR to DACK	0		ns
t _{ACD}	DACK to Data Valid		130	ns
t _{CRQ}	RD or WR to DRQ Cleared		100	ns ⁽¹⁾

NOTE:

1. C_L = 150 pF.


A.C. CHARACTERISTICS PORT 2 $T_A = 0$ °C to +70°C, $V_{CC} = +5V \pm 10$ %

Combal	Parameter	f(t _{CY})	8742/8642(3)		Units
Symbol	Parameter	I(ICY)	Min	Max	
t _{CP}	Port Control Setup before Falling Edge of PROG	1/15 t _{CY} -28	55		ns ⁽¹⁾
t _{PC}	Port Control Hold after Falling Edge of PROG	1/10 t _{CY}	125		ns(2)
t _{PR}	PROG to Time P2 Input Must Be Valid	8/15 t _{CY} -16		650	ns ⁽¹⁾
tpF	Input Data Hold Time		0	150	ns(2)
t _{DP}	Output Data Setup Time	2/10 t _{CY}	250		ns ⁽¹⁾
t _{PD}	Output Data Hold Time	1/10 t _{CY} -80	45		ns(2)
tpp	PROG Pulse Width	6/10 t _{CY}	750		ns


NOTES:

1. $C_L = 80 \text{ pF}.$ 2. $C_L = 20 \text{ pF}.$ 3. $t_{CY} = 1.25 \mu s.$


A.C. TESTING INPUT/OUTPUT WAVEFORM




A.C. TESTING LOAD CIRCUIT



CRYSTAL OSCILLATOR MODE




DRIVING FROM EXTERNAL SOURCE



Rise and Fall Times Should Not Exceed 20 ns. Resistors to V_{CC} are Needed to Ensure $V_{IH}\,=\,3.5V$ if TTL Circuitry is Used.




LC OSCILLATOR MODE




WAVEFORMS


READ OPERATION—DATA BUS BUFFER REGISTER



WRITE OPERATION-DATA BUS BUFFER REGISTER




CLOCK TIMING






WAVEFORMS

COMBINATION PROGRAM/VERIFY MODE



VERIFY MODE




The 8742 EPROM can be programmed by the following Intel products:

- Universal PROM Programmer (UPP 103) peripheral of the Intellec Development System with a UPP-549 Personality Card.
- 2. iUP-200/iUP-201 PROM Programmer with the iUP-F87/44 Personality Module.




WAVEFORMS (Continued)


DMA



PORT 2



PORT TIMING DURING EXTERNAL ACCESS (EA)



On the Rising Edge of SYNC and EA is Enabled, Port Data is Valid and can be Strobed on the Trailing Edge of Sync the Program Counter Contents are Available.